Abstract-To overcome the transistor-induced noise limitations of solid-state image sensors at low light levels, we investigate a programmable camera concept based on an image sensor that employs the avalanche effect for photogenerated charge carriers. Each pixel consists of an avalanche photodiode (APD), high-voltage stabilization circuitry, and image readout electronics. Special emphasis is placed on the integration and characterization of such an APD image sensor with an unmodified, commercially available BiCMOS process. Experimental results of the first APD camera in BiCMOS technology with 12 24 pixels shows individually programmable, stable diode gain up to a factor of 1000.
I. INTRODUCTION
Practical CMOS image sensors today are not limited by the quantum noise of the photon flux, but by the electronics noise of the detection and readout chain. In search of improved sensitivity for CMOS image sensors, which have become more popular due to lower cost and on-chip functionality (e.g., smart pixels [1] ), we have implemented an avalanche multiplication to increase the photogenerated charge. Though silicon avalanche photodiodes have been commercially available for more than two decades [2] , [3] , the monolithic combination with electronics in CMOS technology remains largely unexplored. In contrast to previous work [4] , we investigate the use of commercially available standard technology. The goal of a two-dimensional (2-D) imaging array with avalanche photodiodes requires the photodiode as well as the controlling electronics to be implemented in a standard technology.
This brief presents the characterization of the avalanche photodiodes as well as the implementation as a 12 2 24 pixel imaging array. With this array, the first monolithic APD camera in standard BiCMOS technology is demonstrated
II. AVALANCHE PHOTODIODES IN BiCMOS
Guard ring avalanche diodes are inherently compatible with planar technologies such as CMOS. However, very large doping concentrations (10 18 cm 03 ) found in submicron CMOS can cause significant tunneling to occur, decreasing the avalanche gain. Therefore, the technology chosen is a 2 m CMOS technology with n-well in p-substrate and an additional pbase layer for separate npn transistors (BiCMOS) [5] since the doping concentrations are lower than in submicron processes.
This device uses lighter doped pbase material as the guard ring. The circular geometry avoids locally enhanced edge effects at corners. The electric field is reduced by the lighter doped guard ring and the larger radius of curvature. Thus, the breakdown voltage in this region is in- creased, protecting the device from breakdown at the edge. Fig. 1 shows the cross-section of p + n guard ring diode.
For low noise multiplication, only one type of carrier should continue avalanching. In silicon at room temperature, the primary carrier should be an electron since the electron ionization probability is larger than that of holes. Thus, the noise behavior of the n + p diode should be better than the p + n diode. Unfortunately, the n + p diode does not allow a low voltage readout node. Therefore, the p + n diode ( Fig. 1 ) was selected.
For the LED wavelength of 635 nm used in most measurements, the quantum efficiency is 25%. Due to the n-well depth and the p + diode of the CMOS process, a major portion of the carriers (all those created below the n-well junction) are not detected.
For small diodes, the breakdown voltage is commonly defined as the voltage when the current of 1 A flows in the device as described in [6] . For this p + n diode, the breakdown voltage is 42 V.
To measure the gain of the avalanche diodes, a light spot is focused on the diode. The current voltage measurements are repeated with light. The gain is calculated as the ratio of the high voltage current to the low voltage current. The gain measurements for p + n 0 are shown in Fig. 1 . This diode shows a significant gain of more than 1000 near its breakdown voltage.
Noise measurements were also performed on this p + n diode.
Avalanche noise is measured in terms of excess noise, which is the multiplicative increase in shot noise over an ideal noiseless amplifier.
Noise theory yields an equation for this noise factor F : excess noise with pure hole injection F h [2] , [3] as shown in (1) .
M is the multiplication factor, and n and p are the electron and hole ionization coefficients for the material. In silicon, n p at low electric fields, which should allow very low noise multiplication.
In our measurements the ratio n = p is used as a fit factor as suggested in [2] . For a p + n diode in 2 m BiCMOS technology, the best fit is achieved for a ratio n = p of 2000 as shown in Fig. 2 . Such a large ratio is expected of a diode with hole initiated avalanche due to the much smaller hole ionization rate compared to electrons in silicon.
A n + p diode would be better in terms of noise, but would not allow an array implementation with a low voltage readout. The noise degradation is put up with as a system tradeoff, yet allowing an array of APD's to be integrated with controlling electronics in standard technology. The obtained values for the characterized diodes are surprisingly poor due to two major factors: hole initialized avalanche gain and the selected technology. Specialized APD processes optimize the doping concentration, profile, and purity for best noise performance [2] , [7] . Due to the restriction to a standard process, this was not within the scope of this work. To significantly improve noise performance, the process must allow electron initialized avalanche (n + in p device) yet a low voltage readout. An example of such a process might be a BiCMOS with n-substrate with p-n-p devices.
III. PIXEL AND IMAGER DESIGN
For proper pixel operation, the photocurrent in each diode must be converted (linearly) to a voltage which then can be read out sequentially. The circuitry chosen is a transimpedance amplifier with a programmable feedback resistor. To implement the transimpedance amplifier in each pixel, a minimum sized operational amplifier must be integrated in each pixel. For an image sensor, the implementation of the largest number of pixels with the highest optical fill factor is important. A compromise between circuit complexity, fill factor and area must be achieved. The implemented transimpedance pixel has an area of ca. 50 times the feature size of the technology yet still has an optical fill factor of 20%.
The pixel includes the round p + n APD with guard ring, the operational amplifier (op amp), a feedback resistor and circuitry for programmability and readout. The op amp is a single differential stage made of five transistors. The feedback resistor is implemented as a PMOS transistor, thus saving area in comparison to an n-well resistor or poly resistor. The PMOS transistor also allows the gate voltage to modify the resistance. The row and column selection occurs through two address decoders as in other CMOS image sensors [8] , [9] . Two serial source follower circuits (one NMOS the other PMOS) are used.
IV. EXPERIMENTAL RESULTS
A schematic diagram of the complete circuit is shown in Fig. 3 . The dashed line shows what is within each pixel. The circuitry outside is implemented on a per column basis to complete the readout path.
Since this array was implemented in a 1.2 m instead of 2 m process, the APD breakdown voltage is slightly lower at 17 V rather than 42 V. Experimental results still show a gain of more than 1000 near the breakdown voltage.
APD gains of more than 15 were employed using an LED of 3 nW light power at 635 nm, for which we measured a detector quantum efficiency of 25%. The avalanche voltage necessary for this gain is 19.1 V. The feedback resistance used in this measurement is 40 M. Noise A complete camera with surrounding electronics was built to prove the feasibility of a 2-D APD imaging array. This is the first APD camera in standard BiCMOS technology, using a 12 2 24 pixel image sensor.
A photograph of the setup is shown in Fig. 4 . A f/1.2 lens focuses an image onto the array.
Comparing two images, one with avalanche gain and one without, allows the advantages of the avalanche gain to become visible. The images are of black letters on a white background, illuminated with 230 Lux in both cases. This comparison is shown in Fig. 5 where the top image is without avalanche and the bottom image is with an avalanche gain of ca. 7. To compensate for the small number of pixels four images were combined to create the "CSEM."
The result is dominated by the kT/C noise of the 200 fF capacitance. In other CMOS active pixel sensors, the kT/C noise also dominates [9] .
Thus, the total output thermal noise (v norms ) of gain 1 is 173 Vrms. In contrast, the noise of gain 15 is completely dominated by the avalanche noise at 189 mVrms, showing that the APD gain must be limited to less than 15 for acceptable noise performance for this particular technology and implementation. For the transimpedance amplifier, the optimum S/N depends on the input current (I p = 1 nA) and the feedback (R = 10 M). For these conditions, we calculated an optimum gain of M = 2.
V. CONCLUSIONS
In contrast to previous work on APD arrays, this paper presents a first attempt at exploring APDs in commercially available, standard CMOS technology. The combination of an array of APDs with controlling and readout electronics in a completely standard, unmodified BiCMOS technology is the basis for the first monolithic APD image sensor. A complete camera 12 2 24 pixels on a 2:4 2 2:4 mm 2 chip is implemented. Each pixel includes APD controlling electronics, readout electronics and individual programmability. Pixel characterization shows the functionality of these components. Experimental results on the APD show that avalanche gain in standard technology is possible but noise behavior reduces the practical usefulness of the diodes and therefore the camera.
The desired result of improved sensitivity has not been achieved mainly due to the inferior noise behavior of the APD. The noise behavior is strongly dependent on the doping concentrations, profiles and purity of the process. Since the standard profiles are optimized for transistor characteristics, the APD noise is significant. In dedicated APD processes, noise factors of F = 2 for gains between 2 and 50 have been achieved [3] . Simultaneously, an n + p avalanche diode independent of the substrate must be used to improve noise behavior. If such a process (with n + p APD and a specific APD doping profile) could be combined with standard CMOS, a significant improvement in APD performance could be expected. As soon as such a process is available, a monolithic APD image sensor with superior sensitivity can be implemented, allowing very low light level imaging to benefit from the internal low noise multiplication necessary for detection.
